An Asynchronous Soundness Theorem for Concurrent Separation Logic

Paul-André Melliès Léo Stefanesco

Institut de Recherche en Informatique Fondamentale (IRIF) CNRS & Université Paris Diderot

CRECOGI+ELICA+GDRILL Plenary Meeting, 2018, Paris

Concurrent Separation Logic (CSL)

Concurrent Separation Logic is a logic for

concurrent programs with shared memory and locks.

Hoare triples

 $\Gamma \vdash \{P\} \ C \ \{Q\}$

are proved using derivation trees

 \vdots^{π} $\Gamma \vdash \{P\} \ C \ \{Q\}$

Soundness theorem

Soundness theorem A

Starting from a state $\mathfrak{s} \models P$,

```
no execution of C will crash
```

and if $(C, \mathfrak{s}) \Downarrow \mathfrak{s}'$, then $\mathfrak{s}' \vDash Q$.

Soundness theorem B

Starting from $\mathfrak{s} \models P$,

no execution of C will produce any data races.

Data races

A **data race** occurs when two instructions are executed **in parallel** and either:

- one writes to a location the other is reading,
- or both instructions write to the same location.

$$x := 89 \qquad || \qquad y := x + z$$

Soundness theorem

Soundness theorem A

Starting from a state $\mathfrak{s} \models P$,

```
no execution of C will crash
```

and if $(C, \mathfrak{s}) \Downarrow \mathfrak{s}'$, then $\mathfrak{s}' \vDash Q$.

• depends on individual instructions

Soundness theorem B

Starting from $\mathfrak{s} \models P$,

no execution of C will produce any data races.

• depends on pairs of instructions

Soundness theorem

Soundness theorem A

Starting from a state $\mathfrak{s} \models P$,

```
no execution of C will crash
```

and if $(C, \mathfrak{s}) \Downarrow \mathfrak{s}'$, then $\mathfrak{s}' \vDash Q$.

- depends on individual instructions
- will be seen as a 1-dimensional property

Soundness theorem B

Starting from $\mathfrak{s} \models P$,

no execution of C will produce any data races.

- depends on pairs of instructions
- will be seen as a 2-dimensional property

A Concurrent Shared Memory Language

resource r do
while
$$x > 0$$
 do

$$\begin{cases}
x := x - 1; \\
\text{with } r \text{ do} \\
y := y + 1 \\
\end{bmatrix} \text{ with } r \text{ do} \\
y := y + 1
\end{cases}$$

Static Semantics of Imperative Languages

• For non-concurrent languages, a good abstraction for a program *C* is that of a **state transformer**:

 $\llbracket C \rrbracket : \quad \textbf{States} \longrightarrow \textbf{States}$ initial state \longmapsto final state

This is enough for sequential composition.

• For concurrent languages, **more information is needed**: the final value of *y* in

$$x := 0; y := x$$

can be any value, depending on what the environment does:

$$x := 0; y := x \parallel x := 77$$

Stateful traces

The traces contain the state at each step of the execution

 $\llbracket C \rrbracket \ni \mathfrak{s}_1 \xrightarrow{env} \mathfrak{s}_2 \xrightarrow{m_1} \mathfrak{s}_3 \xrightarrow{env} \mathfrak{s}_4 \xrightarrow{m_2} \mathfrak{s}_5 \xrightarrow{env} \mathfrak{s}_6$

where:

• the m_i are elementary instructions,

eg.
$$\mathfrak{s} \xrightarrow{x:=y+4z} \mathfrak{s}', \quad \mathfrak{s} \xrightarrow{P(r)} \mathfrak{s}';$$

• the *env* transitions are played by the **Environment**.

Example:

$$\llbracket x := y \rrbracket = \left\{ \mathfrak{s}_1 \xrightarrow{env} \mathfrak{s}_2 \xrightarrow{x := y} \mathfrak{s}_2[x := \mathfrak{s}_1(y)] \xrightarrow{env} \mathfrak{s}_3 \mid \forall \mathfrak{s}_1, \mathfrak{s}_2, \mathfrak{s}_3 \right\}$$

Stateless traces

The traces are sequences of events

$$\llbracket C \rrbracket \ni a_1 a_2 a_3 \ldots a_{n-1} a_n$$

where:

- the events *a_i* are **independent** from the state,
- the Environment implies non sequentially consistent traces.

eg. $Wr(x, 89) \cdot Rd(x, 70)$

Our approach in this talk

Interpret programs as a 2-dimensional asynchronous graphs.

Each program C will have **two related semantics**, corresponding to the **stateful** and the **stateless** trace semantics:

$$\llbracket C \rrbracket_{S} \xrightarrow{\mathscr{L}} \llbracket C \rrbracket_{L}$$

Our approach in this talk

Interpret programs as a 2-dimensional asynchronous graphs.

Each program C will have **two related semantics**, corresponding to the **stateful** and the **stateless** trace semantics:

$$\llbracket C \rrbracket_{S} \xrightarrow{\mathscr{L}} \llbracket C \rrbracket_{L}$$

Interpret derivation trees of CSL as asynchronous graphs:

$$\left[\begin{bmatrix} \vdots_{\pi} \\ \Gamma \vdash \{P\} \ C \ \{Q\} \end{bmatrix} \right]_{Sep} \xrightarrow{\mathscr{G}} \left[\begin{bmatrix} \mathcal{G} \end{bmatrix}_{Sep} \right]_{Sep}$$

Our approach in this talk

Interpret programs as a 2-dimensional asynchronous graphs.

Each program C will have **two related semantics**, corresponding to the **stateful** and the **stateless** trace semantics:

$$\llbracket C \rrbracket_{S} \xrightarrow{\mathscr{L}} \llbracket C \rrbracket_{L}$$

Interpret derivation trees of CSL as asynchronous graphs:

$$\left[\!\left[\begin{array}{c} \vdots_{\pi} \\ \Gamma \vdash \{P\} \ C \ \{Q\}\end{array}\right]\!\right]_{Sep} \xrightarrow{\mathscr{S}} \left[\!\left[C\right]\!\right]_{Sep} \xrightarrow{\mathscr{S}} \left[\!\left[C\right]\!\right]_{Sep}\right]$$

Soundness = properties of these maps of asynchronous graphs.

Asynchronous graphs

Definition

An asynchronous graph is

• a graph G = (V, E, s, t), with $s, t : E \rightarrow V$,

a relation ◊ between paths f, g : x → y of length 2, with the same source and target nodes.

Two related paths form a tile.

Asynchronous graphs

Definition

An asynchronous graph is

- a graph G = (V, E, s, t), with $s, t : E \rightarrow V$,
- a relation ◊ between paths f, g : x → y of length 2, with the same source and target nodes.

Two related paths form a tile.



Asynchronous graphs

Definition

An asynchronous graph is

- a graph G = (V, E, s, t), with $s, t : E \rightarrow V$,
- a relation ◊ between paths f, g : x → y of length 2, with the same source and target nodes.

Two related paths form a tile.



Maps between asynchronous graphs

Definition

A map of asynchronous graphs

$$\mathscr{F}$$
 : $(G,\diamond) \longrightarrow (G',\diamond')$

is a graph homomorphism $\mathscr{F}: G \to G'$ that maps tiles into tiles.



Can be seen as a **labeling** for G.

The stateful machine model

The **stateful machine model** \pm_S is defined as follows:

• its nodes are machine states $\mathfrak{s} \in (\mathsf{Loc} \rightharpoonup_{fin} \mathsf{Val}) \times \mathscr{P}(\mathsf{Locks}),$

• there is an edge $\mathfrak{s} \xrightarrow{m} \mathfrak{s}'$ whenever $\llbracket m \rrbracket(\mathfrak{s}) = \mathfrak{s}'$,



1. *m* and *m'* do not synchronize: $lock(m) \cap lock(m') = \emptyset$

2. and do not induce a data race:

$$(\operatorname{rd}(m) \cup \operatorname{wr}(m)) \cap \operatorname{wr}(m') = \emptyset$$

 $(\operatorname{rd}(m') \cup \operatorname{wr}(m')) \cap \operatorname{wr}(m) = \emptyset$

The stateless machine model

The **stateless machine model** \pm_L is defined as follows:

- its **nodes** are lock states $L \subseteq Locks$,
- there is an edge $L \xrightarrow{m} L'$ whenever $\llbracket m \rrbracket(L) = L'$,



m and *m'* do not synchronize: $lock(m) \cap lock(m') = \emptyset$.

Machine Models

ts τı machine states $\mathfrak{s} = (\mu, L)$ with Nodes **lock states** $L \subset Locks$ memory state μ : Loc \rightharpoonup_{fin} Val • lock state $L \subset Locks$ $\mathfrak{s} \xrightarrow{m} \mathfrak{s}'$ for each $\llbracket m \rrbracket(\mathfrak{s}) = \mathfrak{s}'$ $L \xrightarrow{m} L'$ for $\llbracket m \rrbracket(L) = L'$ Edges data race-freedom Tiles parallelism m m m m is a tile when: m m m m is a tile when: $lock(m) \cap lock(m') = \emptyset$ $(\operatorname{rd}(m) \cup \operatorname{wr}(m)) \cap \operatorname{wr}(m') = \emptyset$ $lock(m) \cap lock(m') = \emptyset$ $(\operatorname{rd}(m') \cup \operatorname{wr}(m')) \cap \operatorname{wr}(m) = \emptyset$

Asynchronous Transition Systems (ATS)

Definition (ATS)

An **ATS** over a machine model \pm is an asynchronous graph *G* together with a map of asynchronous graphs

$$\lambda$$
 : $G \longrightarrow \pm$

with a partition on G's edges, for the Code and the Environment

- nodes are labeled by states,
- edges are labeled by instructions m,
- labels are consistent with the semantics of instructions:

$$x \xrightarrow{m} y \implies [m](\lambda(x)) = \lambda(y)$$

Semantics of the Code

The semantics of a **program** *C* is a pair of **related ATSs**.

$$\llbracket C \rrbracket_{\mathcal{S}} : \quad \mathcal{G}_{\mathcal{S}}(C) \longrightarrow \pm_{\mathcal{S}}$$

$$\llbracket C \rrbracket_L : \quad G_L(C) \longrightarrow \pm_L$$

Definition

The semantics is defined by induction of the structure of the Code:

$$\llbracket C_1 ; C_2 \rrbracket = \llbracket C_1 \rrbracket ; \llbracket C_2 \rrbracket, \quad \llbracket C_1 \parallel C_2 \rrbracket = \llbracket C_1 \rrbracket \parallel \llbracket C_2 \rrbracket$$

where $\llbracket \cdot \rrbracket$ is either stateful $\llbracket \cdot \rrbracket_S$ or stateless $\llbracket \cdot \rrbracket_L$

Semantics of the Code

The semantics of a program C is a pair of related ATSs.



Definition

The semantics is defined by induction of the structure of the Code:

$$\llbracket C_1 ; C_2 \rrbracket = \llbracket C_1 \rrbracket ; \llbracket C_2 \rrbracket, \quad \llbracket C_1 \parallel C_2 \rrbracket = \llbracket C_1 \rrbracket \parallel \llbracket C_2 \rrbracket$$

where $\llbracket \cdot \rrbracket$ is either stateful $\llbracket \cdot \rrbracket_S$ or stateless $\llbracket \cdot \rrbracket_L$

































$$G_1 \xrightarrow{\lambda_1} \pm, \ G_2 \xrightarrow{\lambda_2} \pm \longrightarrow G_1 \parallel G_2 \xrightarrow{\lambda_{1\parallel 2}} \pm$$

Nodes of $G_1 \parallel G_2$: $x_1 \mid x_2 \in G_1 \times G_2$, such that $\lambda_1(x_1) = \lambda_2(x_2)$

$$\lambda_{1\parallel 2}(x_1|x_2) := \lambda_1(x_1) = \lambda_2(x_2)$$

Three types of transitions, e.g. $x_1|x_2 \xrightarrow{m|m} x'_1|x'_2$ is a pair: $x_1 \xrightarrow{m} x'_1 \in G_1$ and $x_2 \xrightarrow{m} x'_2 \in G_2$ This transition is mapped by $\lambda_{1||2}$ to $\lambda_{1||2}(x_1|x_2) \xrightarrow{m} \lambda_{1||2}(x'_1|x'_2)$

Tiles of $G_1 \parallel G_2$ are tiles of G_1 , of G_2 , or made of instructions of the form $m_1 \mid m_1$ and $m_2 \mid m_2$

A data race needs two unsynchronized instructions in some trace

$$\cdots \longrightarrow \bullet \xrightarrow{m_1} \bullet \xrightarrow{m_2} \bullet \longrightarrow \cdots$$

A data race needs two unsynchronized instructions in some trace

$$\cdots \xrightarrow{} \bullet \xrightarrow{m_1} \bullet \xrightarrow{m_2} \bullet \xrightarrow{} \cdots$$

thus coming with **another schedule** of m_1 and m_2 :

$$\cdots \rightarrow \bullet \xrightarrow{m_2} \bullet \xrightarrow{m_1} \bullet \rightarrow \cdots$$

A data race needs two unsynchronized instructions in some trace

$$\cdots \longrightarrow \bullet \xrightarrow{m_1} \bullet \xrightarrow{m_2} \bullet \longrightarrow \cdots$$

thus coming with **another schedule** of m_1 and m_2 :

$$\cdots \longrightarrow \bullet \xrightarrow{m_2} \bullet \xrightarrow{m_1} \bullet \longrightarrow \cdots$$

In our approach, we turn it into a square



A data race needs two unsynchronized instructions in some trace

$$\cdots \longrightarrow \bullet \xrightarrow{m_1} \bullet \xrightarrow{m_2} \bullet \longrightarrow \cdots$$

thus coming with **another schedule** of m_1 and m_2 :

$$\cdots \longrightarrow \bullet \xrightarrow{m_2} \bullet \xrightarrow{m_1} \bullet \longrightarrow \cdots$$

In our approach, we turn it into a tile



A topological account of data races



Data race = stateful hole above a stateless tile

Separation Logic (sequential)

Hoare logic with extended predicates:

 $\vdash \{P\} \ C \ \{Q\}$

Meaning of triple: $\forall \sigma, \sigma', (\sigma \vDash P \land C, \sigma \Downarrow \sigma') \Rightarrow \sigma' \vDash Q$

Predicates on the memory $P, Q, J ::= \top \mid \perp \mid P \lor Q \mid P \land Q \mid \forall v.P \mid \exists v.P \mid P * Q \mid emp \mid v \mapsto w$

$$\sigma \vDash P \land Q \iff \sigma \vDash P \text{ and } \sigma \vDash Q$$

$$\sigma \vDash P \ast Q \iff \exists \sigma_1 \sigma_2, \sigma = \sigma_1 \uplus \sigma_2 \text{ and } \sigma_1 \vDash P \text{ and } \sigma_2 \vDash Q$$

$$\sigma \vDash emp \iff \sigma = \emptyset$$

$$\sigma \vDash v \mapsto w \iff \sigma = [v \mapsto w]$$

The Frame Rule

$$\frac{\vdash \{P\} C \{Q\}}{\vdash \{P \ast R\} C \{Q \ast R\}}$$

C depends only on the **resource** P

The Frame Rule

$$\frac{\vdash \{P\} C \{Q\}}{\vdash \{P \ast R\} C \{Q \ast R\}}$$

C depends only on the resource P

$\frac{\vdash \{P_1\} \ C_1 \ \{Q_1\} \ \vdash \{P_2\} \ C_2 \ \{Q_2\}}{\vdash \{P_1 * P_2\} \ C_1 \ \| \ C_2 \ \{Q_1 * Q_2\}}$

The Frame Rule

$$\frac{\vdash \{P\} C \{Q\}}{\vdash \{P \ast R\} C \{Q \ast R\}}$$

C depends only on the **resource** P

$$\frac{\vdash \{P_1\} C_1 \{Q_1\} \vdash \{P_2\} C_2 \{Q_2\}}{\vdash \{P_1 * P_2\} C_1 \parallel C_2 \{Q_1 * Q_2\}}$$

But C₁ and C₂ cannot communicate!

Concurrent Separation Logic

-

Associate an **invariant** J to each **lock** r in a context:

$$r_1: J_1, ..., r_n: J_n \vdash \{P\} \ C \ \{Q\}$$

Inference rules:

$$\frac{\Gamma \vdash \{P * J\} C \{Q * J\}}{\Gamma, r : J \vdash \{P\} \text{ with } r \text{ do } C \{Q\}}$$
$$\frac{\Gamma, r : J \vdash \{P\} C \{Q\}}{\Gamma \vdash \{P * J\} \text{ resource } r \text{ do } C \{Q * J\}}$$

Separated States

A separated state is a triple



Separated States

A separated state is a triple



Separated States

A separated state is a triple



The separated machine model

The **separated machine model** \pm_{Sep} is defined in a similar fashion.

Its nodes are separated states ($\sigma_C, \sigma, \sigma_F$),

and there are two kinds of transitions

$$(\sigma_C, \boldsymbol{\sigma}, \sigma_F) \xrightarrow{m} (\sigma'_C, \boldsymbol{\sigma}', \sigma_F) (\sigma_C, \boldsymbol{\sigma}, \sigma_F) \xrightarrow{m} (\sigma_C, \boldsymbol{\sigma}', \sigma'_F)$$

There is a map of asynchronous graphs

$$\pm S_{ep} \longrightarrow \pm S$$

Semantics of the derivation trees

Every **CSL derivation tree** $\stackrel{!}{\Gamma} \stackrel{\pi}{}_{\Gamma \vdash \{P\}} C \{Q\}$ is interpreted as an **ATS**:

$$\llbracket \pi \rrbracket_{Sep} : G_{Sep}(\pi) \longrightarrow \pm_{Sep}$$



Semantics of the derivation trees

Every **CSL derivation tree** $\stackrel{!}{\Gamma} \stackrel{\pi}{}_{\Gamma \vdash \{P\}} C \{Q\}$ is interpreted as an **ATS**:



An asynchronous soundness theorem

Theorem 1

The map of asynchronous graphs

$$\begin{bmatrix} \vdots_{\pi} \\ \Gamma \vdash \{P\} \ C \ \{Q\} \end{bmatrix}_{Sep} \xrightarrow{\mathscr{S}} \llbracket C \rrbracket s$$

is a 1-dimensional fibration on Code transitions.



An asynchronous soundness theorem

Theorem 2

The map of asynchronous graphs

$$\left[\begin{array}{cc} \vdots \pi \\ \Gamma \vdash \{P\} \ C \ \{Q\}\end{array}\right]_{Sep} \xrightarrow{\mathscr{G}} \quad \mathbb{G}_{Sep} \xrightarrow{\mathbb{G}} \quad \mathbb{G}$$

is a 2-dimensional fibration.



Conclusion & Future work

A topological account of data races

A truly concurrent semantics for Concurrent Separation Logic derivation trees gives a strategy for memory management

Extension to more sophisticated logics and programming languages eg. higher order, more general concurrency primitives

Understand our semantics in a general categorical framework

Conclusion & Future work

A topological account of data races

A truly concurrent semantics for Concurrent Separation Logic derivation trees gives a strategy for memory management

Extension to more sophisticated logics and programming languages eg. higher order, more general concurrency primitives

Understand our semantics in a general categorical framework

Thank you!